RUPRECHT-KARLS-
UNIVERSITÄT
HEIDELBERG

Exercise 5:
Abstract Circuits

Prof. Dr. P. Fischer

Lehrstuhl für Schaltungstechnik und Simulation
Uni Heidelberg

Exercise 5.1: voltage controlled current source

- The drain current in a transistor depends on the gate voltage. It can therefore be considered as a **v**oltage **c**ontrolled **c**urrent **s**ource 'vccs'



- In the analogLib, the vccs has a differential input and two outputs of opposite signs: $i_1 = G\,(v_+ - v_-)$, $i_2 = -\,i_1$
- Set up the following circuit
  - Use a vccs with gain = 100 µS
  - Connect v_- to ground and v_+ to a dc voltage V_{IN}
  - Connect the i_1 and i_2 outputs to V_{OUT1} = 1V and V_{OUT2} = 1V
- Now
  - Sweep VIN (DC sweep, for instance from -1V to 1V) and observe the currents in the output voltage sources. Change the gain of the vccs and observe the effect.
  - Does the output **current** for a given V_{IN} depend on the V_{OUT} ?

Solution 5.1







- The output current of these *ideal* sources does not depend on the output voltage

Exercise 5.2: Idealized Amplifier 1

- Implement the following circuit:
  - The current from the vccs is sent to a resistor R
- Start with
  - G = 100 µS
  - R = 2 kΩ
  - V_0 = 1 V
- Simulate:
  - How does v_{OUT} change when v_{IN} changed (e.g. from 0 to 1 V) ?
  - Explain (Calculate) ! Write down the current equation at node v_{out} and use $i_{VCCS} = G\ v_{in}$
  - What is the gain of the circuit dV_{OUT} / dV_{IN}?
  - Change R and G in your simulation. Is the effect as expected (as calculated)?



Solution 5.2





- The output voltage is
  $V_{out} = VDD - R \times I = VDD - R\ G\ V_{in}$
- The gain (slope) is
  $v = dV_{out} / dV_{in} = - R\ G$
- Changing R (0, 1kΩ, 2kΩ):



Exercise 5.3: Idealized Amplifier 2

- In the previous circuit, change V_0. What happens with the *DC offset* of the output and with the *gain*? Explain!
- So, what is the difference between the following two circuits ?





- PREDICT the gain ($V_{IN} \rightarrow V_{OUT}$) of the following circuit (Thénevin!):
- Verify this by simulation (for instance R1 = 1 kΩ, R2 = 2 kΩ)
- What happens when you exchange R1 and R2?



Solution 5.3

- Changing VDD just changes the off-set (i.e. shifts the curve up and down
  - With the ideal source, the circuit also works at VDD=0V.
- The gain of the two circuit is the same. For a gain analysis, we can drop VDD for simplicity!





- $V_0/R_1/R_2$ can be replaced by V_{eq}/R_{eq}. R_{eq} is $R_1 \parallel R_2$. V_{eq} is irrelevant for gain. Gain becomes G R_{eq}.
- Gain is -100uA × 2kΩ / 3 = - 0.066.
- Swapping R_1/R_2 makes no difference!

Exercise 5.4: Idealized Amplifier 3

- Load the output with a capacitor (1 pF) to ground (left) and make an *ac* sweep. What is the dc gain?
- Where is the corner frequency? Why?





- Now try the right circuit. Is there a difference? Explain!
- Draw an equivalent circuit without V_0!

Solution 5.4

- Remember to add an ac component to V_{in}!





- We see a Low Pass behavior
  - DC gain is 100u x 2k = 0.2
  - Corner is at ω=1/RC=1/2n=500M $\rightarrow \nu$ = 500M/6.28 = 79.6 MHz
- Derivation by current sum at v_{out}:
  - G v_{in} + v_{out}/R + v_{out} s C = 0

$$\rightarrow v_{out} / v_{in} = -\frac{G R}{1 + C R s}$$



Exercise 5.5 (advanced!): More capacitors

- Consider this circuit with an extra C_1 between V_{IN} and V_{OUT}



- Draw the circuit without V_0!
- What gain do you expect at *dc* ? Sign?
- What gain do you expect for *very* high frequencies? Sign?
- Calculate the transfer function H[s] and the gain
  - Verify your predictions
- Simulate the circuit

Solution 5.5

- All elements to VDD to to ground:



- Gain at DC (no caps) should be as before –GR
- At high frequencies, impedances of C dominate. We have a capacitive divider with gain + $C_1/(C_1+C_L)$ (positive!)



- Derivation (current sum at v_{out}):

$$\text{Solve}\left[(\text{vout}-\text{vin})\,s\,C1+G\,\text{vin}+\frac{\text{vout}}{R}+\text{vout}\,s\,C==0,\ \text{vout}\right]$$

$$v=-R\,G\,\frac{1-C1/G\,s}{1+R\,(CL+C1)\,s}$$

$$v/.\ s\to 0 \qquad -G\,R$$

$$\text{Limit}[v,\ s\to\infty] \qquad \frac{C1}{C1+CL}$$

Solution 5.5

$$v = -R\,G\,\frac{1 - C1/G\,s}{1 + R\,(CL + C1)\,s}$$

- We have a pole at $p=1/R(C_1+C_L)$ and a ZERO at $z=G/C_1$
- Gain changes from negative to positive!
- Bode Plot depends on weather pole or zero is higher frequency







Example for p > z:
G=100u, R=100k, C_1=0.1p, C_L=1p
p = $1/R(C_1+C_L) \sim 1/RC_L$ = 10MHz
z = G/C_1 = 1GHz