



Exercise: The MOS Transistor

Prof. Dr. P. Fischer


Lehrstuhl für Schaltungstechnik und Simulation
Uni Heidelberg



Exercise 1: Simple MOS (Level 1 model)


- We want to simulate a MOS with a very simple model (as the formula shown in the lecture)
- Create a schematic which allows you to set V_G and V_D of a MOS:
- Use 'nmos4' from 'analogLib'
- Attach the model 'nmossimple' (see diode exercise. Add path!)
- Use the following model:


```
.model nmossimple nmos level=1
+ cox=1e-3 kp=100e-6 lambda=0.1 tox=10e-9 gamma=0.5
vto=0.5
```
- Plot
 - I_D for $V_G=0..2$ V with $V_D=2$ V (Transfer characteristic)
 - $\sqrt{I_D}$ for $V_G=0..2$ V with $V_D=2$ V (Sqrt of transfer characteristic)
 - I_D for $V_D=0..2$ V with $V_G=1$ V (Output characteristic)





Solution 1




Transfer (linear y scale)

- Current at $V_G = 1.5$ V is


$$I_D = K/2 (V_G - V_T)^2 (1 + \lambda V_D)$$

$$= 50 \times 1 \times (1 + 0.1 \times 2) \mu A$$

$$= 50 \times 1.2 \mu A = 60 \mu A$$



Sqrt(..) plot shows exact quadratic behaviour ('level 1 model')



Output Char. shows Early effect

- Current at kink is

$$I_D = K/2 (V_G - V_T)^2 (1 + \lambda V_D)$$

$$= 50 \times 0.5^2 \times (1 + 0.1 \times 0.5) \mu A$$

$$= 12.5 \times (1.05) \mu A$$




Exercise 2: Output Resistance


- Sweep I_D for $V_D=0..2$ V with $V_G=1V, 1.5V, 2V$
- What are the slopes at high drain voltages ?
- Do they correspond to what you expect ?



Solution 2



- Saturation point increases
- Current increases



- $I_D = K/2 (V_G - V_T)^2 (1 + \lambda V_D)$
- $dI_D/dV_D = \lambda K/2 (V_G - V_T)^2$
 $= 0.1 \times 50 \times (0.5/1/1.5)^2$
 $= 5 \times (0.25/1/2.25)$
 $= 1.25/5/11.25$
as simulated!




Exercise 3: A real MOS

- Now use the model 'nmos' provided in the file **MOSLib.lib** in moodle (this MOS should be operated below 2V)
- Compare the transfer curves of a 'nmossimple' and 'nmos'
 - Are they both exactly quadratic?
 - What happens at low gate voltages (below threshold)?
Do a logarithmic plot!



Solution 3:



- Real MOS is not quadratic
 - Velocity saturation at high Gate voltages
 - Current > 0 in weak inversion (below threshold)




Exercise 4: Sizing the MOS


- Set the properties W and L of both types of MOS to WL
- Compare the output characteristics for $WL=1\mu$ and $WL=10\mu$ for both MOS
 - Is there a change in output resistance if you change the geometry?



Solution 4:



- For the real MOS, the output resistance increases, when L is increased



- For the 'nmossimple', there is NO difference (both curves are the same). This model is clearly too simplistic!




Exercise 5: PMOS

- Simulate transfer and output characteristic for a PMOS
 - Note that the source of the transistor is now ,on top‘
 - Gate and drain must be negative with respect to source
- Simulate in parallel a NMOS of the same size.
 - Plot the drain current of NMOS and PMOS simultaneously.
 - How big is the difference?
 - Does that fit the model?



Solution 5

- Here for simple models:




- Ratio is exactly 3, the ratio of the k_p parameters



Exercise 6: Formulae match...

- A MOS with width W and length L is cut in two devices with lengths αL and $(1-\alpha)L$:



- The series connection must behave as the single device!
- Assume a large V_D . In which regimes do the 2 MOS operate (lin. / sat.?). Write down the formulae for I_{D1} and I_{D2}
- The currents must be equal. Find α . Then find I_{D1} ($=I_{D2}$)
- Is this the current of the single MOS?
- How large is V_1 for $\alpha=5/9$?



Solution 6:

$$\text{In[63]:= } \mathbf{ILin[Vgs_ , Vds_]} = (Vgs - Vt) Vds - \frac{1}{2} Vds^2;$$

$$\mathbf{ISat[Vgs_ , Vds_]} = \frac{1}{2} (Vgs - Vt)^2;$$

$$\text{In[91]:= } \mathbf{EQ1} = \frac{W}{\alpha L} \mathbf{ILin[VG, V1]} = \frac{W}{(1 - \alpha) L} \mathbf{ISat[VG - V1, VD - V1]} // \text{Simplify}$$

$$\text{Out[91]:= } \frac{W (V1^2 - 2 V1 (VG - Vt) + (VG - Vt)^2 \alpha)}{L (-1 + \alpha) \alpha} == 0$$

$$\text{In[67]:= } \mathbf{asol} = \alpha /. \mathbf{First@Solve[EQ1, \alpha]} (* \text{find } \alpha *)$$

$$\text{Out[67]:= } \frac{-V1^2 + 2 V1 VG - 2 V1 Vt}{(VG - Vt)^2}$$

$$\text{In[69]:= } \mathbf{I2} = \frac{W}{\alpha L} \mathbf{ILin[VG, V1]} /. \alpha \rightarrow \mathbf{asol} // \text{Simplify} (* \text{Find current} *)$$

$$\text{Out[69]:= } \frac{(VG - Vt)^2 W}{2 L}$$

$$\text{In[71]:= } \mathbf{I2} == \frac{W}{L} \mathbf{ISat[VG, VD]} // \text{Simplify} (* \text{Compare to single MOS} *)$$

$$\text{Out[71]:= } \text{True}$$

$$\text{In[72]:= } \mathbf{\$Assumptions} = \mathbf{VG} > \mathbf{Vt};$$

$$\text{In[73]:= } \mathbf{V1sol} = \mathbf{V1} /. \mathbf{First@Solve[EQ1, V1]} // \text{Simplify}$$

$$\text{Out[73]:= } - (VG - Vt) (-1 + \sqrt{1 - \alpha})$$

$$\text{In[74]:= } \mathbf{V1sol} /. \alpha \rightarrow 5 / 9$$

$$\text{Out[74]:= } \frac{VG - Vt}{3}$$



Exercise 5: Drain Capacitance

- Charge the drain capacitance of the 'real' MOS to determine its $C(V)$ curve
 - Set V_G to 0 to turn the drain current off
 - Add a small cap in parallel to define the start voltage 0 V



1: Transfer Characteristic & Transconductance


- For an NMOS of $W=L=1\mu\text{m}$ with $V_{BS} = 0$, keep the drain at 1.8 V and sweep the gate voltage from 0 to 1.8 V. This is the *transfer characteristic* of the MOS.
 - Observe the drain current
 - Plot the square root of the current. Do you find a straight line as expected?
 - Plot the current in log scale. Can you see the sub-threshold region?
 - What is the transconductance at $V_{GS} = 1\text{V}$ (make a derivative!)?
- Make a parametric sweep changing W from $0.24\mu\text{m}$ to $2\mu\text{m}$
 - Is the current proportional to W ?
- Repeat this for a L -sweep (start with 180nm)

- Plot the transfer curve for two different values of V_{BS} , for instance 0 V and -2 V



Exercise 1: NMOS in Linear Region

- Use an *NMOS* transistor of type N_18_MM from library UMC_18_CMOS with $W=L=1\mu\text{m}$
- Connect
 - source and bulk to ground
 - the gate to 2 V
- Sweep V_{DS} from -0.1V to 0.1 V and observe the current
- Extract the resistivity of the channel
- Double *W* or *L* and simulate & extract again.
 - Are the results as expected ? Compare $W=L=1\mu$ and $W=L=2\mu$!
- Now sweep the *gate* voltage from 0.6 V to 2 V. Explain!
- Now sweep the *drain* voltage from 0V to 1V. Verify the saturation point for a few gate voltages.
- What happens if you sweep the drain voltage from -1V on?





Exercise 3: Output Characteristic, Saturation

- Now plot the output characteristic, i.e. I_D as a function of V_{DS} for a fixed V_{GS} (for instance $V_{GS} = 1.0 \text{ V}$)
 - Can you see the linear region and the saturated region?
- Extract the output resistance for instance for $V_{GS}=1.8\text{V}$ and $V_{DS}=1.8\text{V}$ (derivative!).
- Plot the output characteristic for $V_{GS} = 0..1.8\text{V}$ in 0.2V steps
 - Observe how the current changes
 - Observe how the saturation voltage changes
 - Observe how the output resistance changes (Early voltage ?)
- Now use two NMOS with different W (for instance $0.5\mu\text{m}$ and $2\mu\text{m}$).
 - Search for gate voltages so that the currents for a given V_{DS} (for instance for 1.8 V) are similar.
 - Compare the output characteristics & saturation voltages