



Exercise: Gain Stage


Prof. Dr. P. Fischer

Lehrstuhl für Schaltungstechnik und Simulation
Uni Heidelberg




1. Basic Gain Stage

- Implement a NMOS gain stage.
 - Use real transistor models ('nmos', 'pmos')
 - Use a NMOS with $W/L = 1\mu/0.5\mu$
 - Use a PMOS of $W/L = 1\mu/1\mu$
 - Bias the PMOS with a *mirror* to $10\mu\text{A}$
 - Operate at $V_{DD} = 1.8\text{ V}$
- Sweep V_{in} and observe V_{out}
- What is the largest gain (derivative!) ?
- Why is the 'upper' part of the curves so wide?
- Change
 - the bias current
 - W, L of the input transistor
 and observe what happens. Explain!
 Why can't you increase gain more with W, L changes?
- Can you operate at $100\mu\text{A}$?





Solution 1




- $W_N=1\mu$, $L_N=0.5\mu$ -> gain ~ -37
- $W_N=2\mu$ -> gain ~ -42
- $L_N=2\mu$ -> gain ~ -31 ! This is because r_{ds} of the PMOS limits!
With an ideal current source, gains are $(65/115)$ for $(0.5/2)\mu$



Solution 1

- At 100 μ A, the PMOS is nearly always in saturation:



- In order to operate at 100 μ A, it must be made shorter and/or wider.





2. Operation point

- Use the trick explained in the lecture to set the operation point
 - Use for instance $C=1\mu\text{F}$, $R=100\text{M}\Omega$
- Make an AC sweep



Solution 2

- High current -> less gain, but higher bandwidth





3. Bandwidth

- Load the gain stage with a capacitor (1 pF)
- Observe the bandwidth
 - best use the 'automatic' operation point


- Modify the load capacitor
 - Is bandwidth inversely proportional to C_L ?

- Modify I_D
 - Make a Parametric Sweep with 2-3 values (0.1 μ A, 1 μ A, 10 μ A)
 - Do you find what you expect?



Solution 3

- Higher Load cap \rightarrow less bandwidth. Proportional.
- For load cap \rightarrow 0fF, bandwidth is limited by caps in MOS






4. PMOS Amplifier

- Design a PMOS gain stage (with a NMOS current mirror load)



Solution 4:

- Note: In this case, Ground is reached 'exactly' (when the gain PMOS is off) and VDD is only approached.





5. Cascoded Gain stage

- Set up a cascoded gain stage
 - Use $W/L = 5\mu / 0.4\mu$ for all 4 MOS
 - Use $I_{\text{bias}} = 10 \mu\text{A}$
 - **Use a stacked mirror on the PMOS side** (different from demo in lecture!)
 - Use a 'safe' cascode voltage for the NMOS
- Simulate
 - Make a DC sweep. What is the gain ?
 - Try different Cascode voltages
 - Check that $v_{\text{out}} = v_{\text{in}}$ is a good operation point for AC analysis
- Make an AC sweep with a load of $C_{\text{load}} = 100\text{fF}$
 - What is the gain?
 - Simulate a non-cascoded gain stage in parallel and compare




Solution 5: Cascode

- Still missing...



6. The Inverter

- The PMOS 'load' in the gain stage supplies a more or less constant current
- In the CMOS Inverter shown, the PMOS is switched with the input signal, it acts as the NMOS
- Simulate the DC transfer function $V_{out}(V_{in})$
 - For instance $L_N = L_P = 0.5\mu$, $W_N = 1\mu$, $W_P = 2\mu$
 - What is different from the normal gain stage ?
 - What is the maximum gain ?
- Use a small signal analysis to find the gain





Inverter: Solution

- For gain derivation, see lecture slides.
- The output now reaches gnd and vdd fully
- The current is not constant, it depends on V_{in} . This is bad!

