



Exercise: Source Follower and Differential Amplifier

Prof. Dr. P. Fischer

Lehrstuhl für Schaltungstechnik und Simulation
Uni Heidelberg



1. NMOS Source Follower


- Implement an NMOS Source follower
 - Use an NMOS with $W/L = 1\mu / 0.2\mu$
 - Connect Bulk to Source
 - Use an NMOS mirror with $W/L = 1\mu / 0.5\mu$ as current source
 - Bias the circuit with $10\mu\text{A}$

- Perform a DC and a transient analysis
 - What is the gain?
 - What happens for low input voltages? Why?
 - How does the gain change when you connect the bulk of the SF - NMOS to ground?




Solution 1: NMOS Source Follower

- Simulate bulk=source and bulk=GND in parallel:





Solution 1: DC Sweep





- Gain for bulk=source: ~ 0.95
- Gain for bulk=GND: ~ 0.87
- The output is a bit more than V_{th} below the input.
- Because the output cannot go below gnd, input voltage must be $> V_{th}$.



Solution 1: AC Sweep

- Watch out: The operation point must be correct!!!
- Here, the (DC) input voltage must be high enough, so that we do not simulate the AC sweep in the left part of the curve!!!







2. *PMOS* Source Follower

- Now draw a ***PMOS*** source follower with the same transistor dimensions & current...
- Which input voltages are now problematic?



Solution 2: PMOS Source Follower



- The output is now *higher* than the input.
- Therefore high input voltages are problematic.
- The voltage difference between input and output is higher than for the NMOS version at same transistor sizes and current. This is because more V_{GS} is required for the same current.



3. (Optional: SF Instability)

- Repeat the situation from the lecture slides:
 - SF driven by a (large) source impedance
 - Added load capacitance
 - Added capacitance between input and output (an exaggerated C_{GS})
- Observe the overshoot in the transient response for a step input or the increased gain in an AC sweep.




Solution 3

- See lecture slides...



4. Differential pair



- Draw a differential NMOS pair



- Set $V_- = 1\text{ V}$ and vary V_+ from 0 to $V_{DD} = 2\text{ V}$
 - Observe I_+ , I_- and the 'tail' voltage V_S .
 - Explain what you see!
- Change the bias current I_0 or the transistor dimensions.
 - Observe how the switching region changes (i.e. which voltage difference is needed to switch fully). Do you understand?



Solution 4: Switching and tail Voltage




- Current switches in $\sim 200\text{mV}$
- V_{tail} is
 - For $V_N \ll V_P$, all current flows through MP, independent of V_N . v_{tail} is a bit more than V_{th} below V_P (here: just below 500mV)
 - For $V_N \gg V_P$, all current flows through MN. v_{tail} follows the gate voltage of MN, i.e. it is a bit more than V_{th} below V_N



Solution 4: Switching for Higher Current

- Comparing $I_{\text{bias}} = 10/100\mu\text{A}$:




- At 100uA, the pair needs more voltage to switch fully.
- v_{tail} is smaller at 100uA because more V_{GS} is needed for more current



5. Differential Amplifier

- Draw a full differential amplifier. Start with all $W/L = 1\mu/0.5\mu$



- Start with $V_- = 0.5V$
- What is the gain at the switching point?
 - Use a DC sweep. Also try an AC sweep with appropriate bias.
- Check the large signal behavior for different V_- .



Solution 5:

- See lecture slides




6. *PMOS* Differential Amplifier

- This exercise is only useful if you have problems to switch from NMOS to PMOS circuits...
- Draw a full differential amplifier with a PMOS input stage
 - You must also change the other MOSs...



Solution 6: PMOS Differential Amplifier






7. Mirrored Amplifier

- Implement the mirrored amplifier from page 23 of the lecture slides.
- Sweep V_+ for various constant V_- . Observe the output. What is the difference to the normal differential amplifier?
- When used as transconductor (driving in a constant output voltage), what output voltages are possible?



Solution 7: Schematic

- Here with NMOS differential pair




- Note that positive input is now at the output side



Solution 7: DC Sweep

- Sweep VP for VN = 0.2V ... 1.6V: Too good to be true...



- No output voltage effects over large input range! Nice!
- The output can go from $V_{D_{Sat,NMOS}}$ to $V_{DD}-V_{D_{Sat,PMOS}}$!
- BUT: How can this work at $V_N = 0.2V$? V_{tail} is much too low. -> Next page



Solution 7: Watch out!

- When V_N is too low, v_{tail} is low. The NMOS are very far in weak inversion and current is nearly zero. The DC sweep only works because the simulation is not afraid of nA currents...
- Check this by looking at the current in the tail source M4: Current starts to drop 'illegally' at $V_N = 0.6V$, as expected.

