

Exercise 3: LVS

Prof. Dr. P. Fischer

Lehrstuhl für Schaltungstechnik und Simulation Uni Heidelberg



DEVICES & LAYERS



The technology used offers several different NMOS and PMOS devices. For NMOS:



Cross Sections of Devices





The most important device layers are





The routing layers are





Some other layers are



• There are many more layers, see ... Edit Valid Layers ...

Special Devices

- The various types of NMOS / PMOS are identified by extra layers drawn on top of the device
- For the NMOS devices:



The SYMBOL layer

- In this technology ALL active devices MUST be surrounded by the SYMBOL (MMSYMBOL) layer
 - This is SYMBOL / MOL in 'active Layer Display'
- If this layer is missing, extraction will not find the device!
- Most of the time, this layer is set invisible
 - and can therefore be easily forgotten!



ruprecht-karls. UNIVERSITÄT HEIDELBERG





LVS: Layout Versus Schematic

- The LVS Tool checks that a layout corresponds to a given schematic
- It has 3 steps
 - 1. Extraction of a netlist from the schematic
 - 2. Extraction of a netlist from the layout
 - 3. Comparison of both netlists
- The schematic is normally a 'schematic' view with the same cell name.
 - It can be a different view sometimes...
- Note that global nets are denoted by '!'.
 - For example, the vddd symbol from analogLib connects to net vddd!





- To help the LVS tool, the nets which are pins / supplies in the schematic should be labelled in the layout
- This is done by adding TEXT (Create → Label, 'I') on one of the PO1_CAD...M6_CAD/TEXT layers to a corresponding shape of the net
 - The ORIGIN of the label must touch the shape!





\blacksquare Select from the top menu Assura \rightarrow Run LVS

• Make sure Rule Set LVS is selected

Virtuoso® Layout Suite L Editing: Visi	lib inverter layout					
<u>O</u> ptions <u>T</u> ools <u>W</u> indow	Ass <u>u</u> ra QRC Op	ti <u>m</u> ize <u>H</u> elp				
D ⊫ 🕑 » 🤇	Open <u>R</u> un Open <u>C</u> ell	» Work				
P) Select:0	<u>T</u> echnology	× 🔾 🛞	Run Assura D	/5	$\odot \odot \odot$	\otimes
	R <u>u</u> le Sets	Schematic Design Source	DFII 🔽 Use Existing Netli	st 🗌 Netlisti	ng Options	
	<u>S</u> etup		Use Verileg Top (Cell		
	Run <u>D</u> RC	Library vlsi_lib	Cell inverter	View, schematic	Browse	
	Run <u>a</u> ltPSM Run LVS	Layout Design Source	DFII Use Existing Extra	acte l Netlist]	
	D DDO	Library vlsi_lib	Cell inverter	View Layout	Browse	
		Run Name	Run Directory /tm	p/ASSURA-LVS-fischer		
	bing how	Run Location	ical			
Rules describi		View Rules Files	Technology UMC_18_CM	MOS 🔽 Rule Set 📢	LVS	2
Edyout 13 CAL		Extract Rules 3	J-1P6M-MMC_ASSURA-LVS-2.1-P2-	-EXTRACT. RUL	Jiew Reloa	d
		🔲 Compare Rules -1	.8V_3.3V-1P6M-MMC_ASSURA-LVS	-2.1-P2-COMPARE.RUL	View	
		Switch Names			Set Switches	
Confidential – do not copy ! © P. Fischer, ZITI, Uni Heidelberg Page1						ie13

If there are mismatches, you first get a warning window

🕺 🔾 🛞	Run: "inverter" has completed SUCCESSFULLY!	$\odot \odot \odot$	×		
; autoPinSwap() results for schematic network.					
The LVS run "inv Compare problems 1 cells had p	erter" has completed successfully. were detected in 1 cells. arameters mismatches.	Here are the	e relevant messages		
U Cells match	ea				
WARNING (AVI	Fron Drev Warn Nevt Warn LVSNN-10050) : capDevice - cell 'VARI	Ignore	e all this stuff		
WARNING (AVLVSNN-10050) : capDevice - cell 'VAB'IS_IO_AF(GENERIC) ' 1 WARNING (AVLVSNN-10050) : resDevice - cell 'ANHR_RF(GENERIC)' not fo WARNING (AVLVSNN-10050) : resDevice - cell 'RNHR1000_MM(GENERIC)' not WABNING (AVLVSNN-10050) : resDevice - cell 'BNPPO_RF(GENERIC)' not f					
WARNING (AVLVS	NN-10050) : capDevice - cell 'VARDIO	P_RF(GENERIC)' not f	Eo1		
		OK Cancel He	elp		

Close it with OK

- A new window opens
 - Select the cell to view error details

C 🛞 🛞 U/S Debug - inverter	$\odot \odot \odot$
File View Options Tools <u>H</u> elp	cādence
Cell List (sch kg) inverter {vlsi_lib} inverter {vlsi} Devices Pinc	lay) 0 0 0 0 0
Open Schematic Cell Open Layout Cell Open 7	1) Faol

- Double click on the error type to see details
- Also use Options-> Show Details

ی 🔘 🕲	Parameters Mismatch Tool	\odot \odot
File Options View To	ools <u>H</u> elp	cādence
Sch Lay Cells inver	ter{vlsi_lib} inv	erter{vlsi_lib}
Message ₩ 2.4e-07 v	7s 1e-06 differs by 316.667%L 1.8e-	07 vs 3e-06 differs by 1566.
Schematic Info (/)	Layout Info (/)	
Name	Name	
MO N_18_MM	avD1_1 N_18_	MM
Probe Zoo	am Remove Probe	Zoom Remove

Viewing the Netlists

You can see the generated netlists in the 'View' section



ruprecht-karls. UNIVERSITÄT HEIDELBERG



EXERCISES

Exercise A: Inverter

- Generate the schematic of an inverter
 - Use the gnd symbol from analogLib for ground
 - Use the vddd symbol for the supply
 - Use an N_18_MM and a P_18_MM
 - Create pins for input and output
- Make a layout of the inverter
 - Do not try to make a nice layout (yet)
 - Use the MOS devices from lib UMC_18_CMOS
 - Make sure you add contacts ('o') to substrate and to the NWELL
 - Connect the substrate / well contacts to the correct supplies
 - Connect the gates / sources / drains correctly
 - Add label ('l') to input, output and the supplies

Start an LVS

Repeat the same for a NAND3 gate