



# Parasitic Extraction

Florian Erdinger (P. Fischer)

Lehrstuhl für Schaltungstechnik und Simulation  
Technische Informatik der Uni Heidelberg




# Parasitic Extraction

- **Parasitics** are ‘devices’ which are not intended but intrinsic to any physical representation of a circuit
- For instance: interconnect traces have
  - Resistance
  - Capacitance to their surrounding
  - Inductivity
- **Parasitics** → sound bothersome, and they are!
- The circuit schematic does (in first order) not include any physical layout information
  - ‘Full custom’ circuit design → usually bare schematics first
  - Digital place and route tools might use estimates already in the placement phase
- Only after the layout exact parasitics can be extracted
- Simulation with *annotated* parasitics models the circuit behavior most accurately




# Effects of Parasitics in Digital Circuits





# Relevance of Parasitics



## Technology Evolution:

- Decreasing interconnect feature size increases parasitics
  - $d \downarrow \rightarrow C_{\text{side}} \uparrow (C \sim 1/d)$
  - $w \downarrow \rightarrow C_{\text{up,down}} \downarrow$
  - Aspect ratios  $(h/w) \uparrow \rightarrow$  trying to keep  $R$  const,
  - $h \uparrow \rightarrow C_{\text{side}} \uparrow \uparrow$
- Decreasing transistor feature size  $\rightarrow$  weaker drivers
- $\rightarrow$  **Parasitics become more relevant** (can even become dominant) as **feature sizes shrink**



# PARASITIC EXTRACTION TUTORIAL




# Overview / Requirements

- This tutorial shows how to:
  - Run different extraction types
  - Analyze the results
  - Simulate with extracted parasitics
  
- We will use the tool ASSURA QRC
- Required inputs are:
  - A schematic view
  - A layout view (a 'standalone' layout view cannot be extracted)
  - A **clean** LVS
  
- Open the layout to extract and run an LVS or open an existing LVS result (Assura → Open Run)



# Extraction Setup

- Now select: QRC → Run Assura – Quantus QRC...




- We will use the default output type 'Extracted View'
- The 'Extracted View' can be analyzed with the GUI and is most illustrative for the tutorial
- Other output view types are possible, e.g.:
  - Netlist in spice / spectre format
  - SPEF - Standard Parasitic Exchange Format (input for static timing analysis for digital designs)

The resulting parasitic components to use can be specified in this area. All defaults are fine.



# Extraction Type




- The 'Extraction Type' defines which components to extract and determines the complexity of the result
- We will use:
  - C only or
  - RC
- The 'Cap Coupling Mode' specifies the 'backside' of the extracted capacitors
  - **Decoupled:** all capacitors couple against *ONE* specified 'Ref Node' which **MUST** be specified and be present in the cell.  
→ Less accuracy but also less complexity, no cross coupling can be simulated
  - **Coupled:** all capacitors are extracted as they are → Higher complexity and cross coupling can be simulated






# Extraction Type

- To remember the extraction type I like to add it to the view name: (in the 'Setup' tab), e.g.
  - av\_extracted\_C (for decoupled C only)
  - av\_extracted\_CC (for coupled C only)
  - av\_extracted\_RCC (for coupled RCC)





# Filtering




- In the 'Filtering' tab the 'chopping' of the parasitic elements can be controlled
  - Minimum resistor values
  - Minimum capacitor values
  - ...
- Can be used to reduce complexity or increase accuracy of the extraction
- The default values are fine for us
- Now we can start the extraction!



# The Extracted View

- Open the extracted view (default: av\_extracted) with the library manager
- It looks like a layout but contains devices and parasitic elements





Parasitic resistor  
(cell 'presistor').

The type of the metal  
lines is 'net' (not drawing  
as in the layout)

NFET as in the  
schematic




# Enable the 'Net' Layers (UMC specific)





# Examining the Parasitics


- To enable the 'Parasitics' option in the menu bar do:  
Menu bar → Launch → Parasitics





# Reporting Parasitics

- First select Parasitics → Setup
- This enables the 'Report Parasitics' options





# Example Net Report

- Select: Parasitics → Report Parasitics → Net
- Select some net in the extracted view
- A detailed net report is shown

Instance	Type	Value	From	To
/rh5	R	12	/int_in_n	/8:int_in_n
/rg3	R	573.4m	/int_in_n	/3:int_in_n
/rf2	R	32.04	/int_in_n	/10:int_in_n
/c128	C	1.493a	/int_in_n	/gnd
/c116	C	6.434f	/int_in_n	/5:int_in_n_n
/c115	C	1.295f	/int_in_n	/8:vdd
/c114	C	3.062a	/int_in_n	/2:in
/c113	C	1.503f	/int_in_n	/3:gnd
/c112	C	32.46a	/int_in_n	/15:vdd
/c111	C	22.54a	/int_in_n	/5:vdd
/c110	C	11.32a	/int_in_n	/1:in
/c109	C	94.28a	/int_in_n	/6:int_in_n_n
/c108	C	32.48a	/int_in_n	/14:gnd
/c107	C	44.29a	/int_in_n	/int_in_n_n

Totals: R = NA      sum L = 0      sum K = 0  
 sum C = 9.474f (7.937f coupled + 1.537f decoupled)      Parasitic instances: 14


If resistances were extracted the nets now have numbered segments

- Select some entry to highlight the parasitic element in the extracted view



# Simulating an Extracted View

- Set up a simulation schematic
  - Instantiate the symbol of the cell which you have extracted
  - Add power sources, signal sources, etc.
- Launch → ADE
  - Go to Session → Environment
  - In the Switch View List add the view name of your extracted view (default: 'av\_extracted') somewhere BEFORE 'schematic' → the netlister now prefers 'av\_extracted' over 'schematic'



- Setup a transient simulation as usual and simulate





# Viewing the Simulation Results

- **Select results as usual**
  - ADE Menu Bar → Outputs → Select From Schematic
  - You can descend into the av\_extracted view and select nets
- **Use the 'Results Browser'**
  - ADE Menu Bar → Tools → Results Browser
  - Browse through the 'tran' folder




# EXERCISE: PARASITIC SIMULATION



# Exercise: Signal Delay & Integrity

- Step 1: Create the following (or similar) schematic



- Step 2: Draw the according layout
  - Draw the in\_n and in\_n\_n nodes in parallel @ minimum pitch and width for at least 100µm
  - Make the layout LVS clean
  - DRC does not matter for now...



# Exercise: Signal Delay & Integrity

- **Step 3: Extract the layout**
  - Run all three extraction types and save them to separate views
    - C only decoupled → av\_extracted\_C
    - C only coupled → av\_extracted\_CC
    - RC coupled → ac\_extracted\_RC
- **Step 4: Analyze the extracted view**
  - How big is the total coupling capacitance between your in\_n and in\_n\_n node?
- **Step 4: Simulate the schematic and all 3e extracted views**
  - HINT: You can copy the results after the simulation
    - cd /tmp/ADE-sim-vlsiXX/
    - cp -r psf someNewName
    - You can then reopen them in the 'Results Browser'
  - Can you see any cross coupling in the waveforms?
  - What is the difference in the propagation delays between the plain schematic and your layout?



## Advanced: Using a Config View

- In larger designs, you may only want to include parasitics to some cells. This can be controlled with a 'config' view
- Create a new cell view of type 'config view'.
  - File -> new -> cell view
  - View is 'schematic'
  - The tool associated is the 'Hierarchy editor'
  - Use Spectre as simulator
- In the Tree/Table view panel you can select which view is used for simulation for each cell
- To simulate, you must open ADC from the config view
- Alternatively, when doing a simulation on the schematic, switch to config in Design->...