



Status of Front End Development

Progress of CSA and ADC studies



Tim Armbruster

tim.armbruster@ziti.uni-heidelberg.de

CBM-XYTER Family Planning Workshop

05.12.2008

Introduction



Previous developments in UMC018:

- **First TC:** simple CSA + discriminator chip, submitted and tested in 2007/08
- **Second TC:** much more sophisticated, has just been submitted (Sept. 08)

Current study:

- Search for ADC options
- **ADC TC** planned for 2009



Other CBM activities (rad-hard lib, bumping, ...) see/hear Peter Fischer's talk




Overview 2nd CSA Test Chip

UMC018 MPW Mini@sic (1525 μ m x 1525 μ m)


- 26 channels
- 40 μ m channel pitch
- Each channel consists of
 - Injection circuit
 - Preamplifier
 - 2nd order shaper
 - Discriminator with CML-output
 - Local threshold trim DAC (8 bit)
 - 15 bit configuration register
- 7 global bias DACs (8 bit)



Transient Simulation Preamplifier/Shaper Part



0.5, 1, 2, 4 MIPs a 23ke (@ Cdet = 30pF)



Results from simulation:

Preamplifier output

- Peaking-Time (0% - 100%): $\approx 16\text{ns}$
- Rise-Time (10%-90%): $\approx 9\text{ns}$
- Pulse length adjustable

Shaper output (2nd order)



- Peaking time (0% - 100%): $\approx 90\text{ns}$
- Rise-Time (10%-90%): $\approx 50\text{ns}$
- High linearity, high range up to 13 MIPs (23ke/MIP)
- Gain: 13.8mV/fC (\Rightarrow amplitude for MIP $\approx 50\text{mV}$)

Noise and Power Consumption of 2nd CSA TC

Typical simulated noise (ENC): $138e + 11.36e/pF$ (\Rightarrow e.g. **479e @ 30pF**)
(for preamp with 11 amplifier cells, consuming **3.3mW**)

Feature/Simple Trick: Preamplifier is made of n parallel connected amplifier cells.
N is varied over different channels to study how noise depends on power.


Noise vs. number of amp.
instances (= vs. power):



- 3-way internal test charge injection circuit in each channel
 - Fast and slow pulse generation
 - High and low range mode (up to 12 MIPs in low granularity)
- Advanced discriminator
 - locally adjustable thresholds (via DACs)
 - CML output
- 7 global bias DACs
- Many monitoring possibilities
- Different on-chip detector capacitors distributed over channel inputs
- Capacitor measurement/calibration test circuits
- ...

=> Most of the CSA parameters (shaping times, noise, power, ...) are **well adjustable**, we now **need a more detailed specification** for/from TRD (pulse polarization, noise-limit, power-limit, radiation doses, detector capacitances, timing requirements, ...)

Layout Chip 2nd CSA TC




- Inj. / preamp. / shaper / disc.
 - 26 channels
 - 517 μ m x 1040 μ m
- Bias
 - DACs
 - Diodes
 - Decoupling
- Detector capacitors
 - 0pF – 20pF, 40pF
 - 290 μ m x 1040 μ m
- Test structures

Current Study: Available ADC options

- Currently **two ADC options** are available:
 - Ivan Perić ADC, he is postdoc in our group
 - Current mode, based on innovative current-storage-cell
 - David Muthers ADC, result from his PhD thesis (University of Kaiserslautern), on TRAP chip. We have “inherited” the ADC libraries.
 - Voltage mode, based on switched capacitors
- Both options are **algorithmic ADCs providing two possible structures**
 - Cyclic ADC: small size but low throughput
 - Pipeline ADC: high throughput but large size
- **Current work:**
 - Adjust Ivan's cyclic ADC to CBM/TRD needs (little work)
 - Built pipeline ADC out of Ivan's cyclic ADC (work mostly done)
 - Explore KL libraries, simulate cells, extract parameters, ... (much to do)
 - Goal: Submission of ADC test chip in the beginning of 2009

Here we also **need specifications** from TRD people!



Ivan's ADC on DCD (DEPFET Current Digitizer)

110µm

Two 8 Bit ADCs:
Current memory cells,
Comparators,
Reference sources.


Optimized, **rad hard** layout

ADC timing signals
(can be shared)

2 x Output Logic
(shift registers...)

Very **conservative** layout
Using standard cells

Ivan's ADC as Pipeline (Design Study)




Summary of ADC options

	HD, I mode Cyclic	HD, I mode Pipeline	KL, V mode Cyclic	KL, V mode Pipeline	Commercial IQ-Analog
ENOBs	~ 8 (9)	~ 9 (design)	~ 9.2 @ $f_{in}=5\text{MHz}$	~ 9.7	9
Speed	6 MS/s	25 MS/s	10 MS/s	75 MS/s	80 MS/s
Power	1 mW	4.5 mW	9.5 mW	30 mW	8 mW
Layout area	~3.000 μm^2 (rad hard)	~10.000 μm^2 (rad hard)	110.000 μm^2 (non rad hard)	> 200.000 μm^2 (non rad hard)	210.000 μm^2 (0.13 μm)
Additionally	Shift register	Delay register	???	???	-
FoM [pJ/conv]	0.65	0.35	1.6	0.48	0.2

- $\text{FoM} = P / 2^{\text{ENoB}} / f * 10^{12}$ (small is good)
- ADC from HD are **very** small

Thank you!




26 channel csa test chip, submitted on 29th September 2008

- Design highlights
 - 2nd order shaper
 - 3-way test injection
 - CML-discriminator with threshold trim
 - Compact layout (Channel size: 40 μ m x 517 μ m)
 - Most bias generation is on-chip (33 8-bit-DACs)
- Typical values (30pF detector cap., 11x VAC)
 - Power consumption: 3.6mW/channel
 - Gain: $\approx 14\text{mV/fC}$
 - Shaping Time: 80ns
 - Noise (ENC): 480e
 - Rise-Time Shaper: 50ns
 - Input range: 0 - 13MIPs (0 - 47.8fC)

First measurement will be available in the beginning of 2009...

Preamplifier/Shaper Circuit



$$\text{with } H(s) \approx \frac{A_{DC}}{(1+sR_S C_S)^2}$$


- Preamplifier with PZ-canceling O'Connor MOS feedback
- 2nd order shaper with two real poles:
 - Good matching required
 - But: Matching only between components of the same type!
- Circuit is optimized for positive charges (N-MOS feedback)
- Chosen shaping time is 80ns (200kΩ, 400fF)

Only one amplifier-cell is used for both, preamplifier and shaper.

Preamplifier uses n parallel instances of same amplifier-cell (cell is scaled).


Voltage Amplifier Cell (VAC)

- **Gain stage with straight cascode**
 - Cascode faces upwards to maximize current through input MOS
 - NMOS input for maximum g_m (flicker noise in simulation not significant)
 - Transconductance of input MOS $\sim 3.1\text{mS/instance}$
 - Typical power (adjustable): 0.3mW/instance
- **Source follower** is used as level shifter and unity gain buffer
- **Miscellaneous**
 - Compact layout, the cell has been designed for easy scaling
 - The cell has been used for the preamplifier (scaled) and for the shaper \Rightarrow same input DC-levels
 - All bias voltages are decoupled in cell




Scaling of Voltage Amplifier Cell (VAC)

vary



better





Use n-times


- We want to figure out: How does noise depend on power?
- Simple method: Variation of bias currents
 - But: this also shifts the operating points
- It's probably better to use the same cell n-times
 - But: this also scales input capacitance, layout size, ...

Both “methods” available on this chip

- 20 “normal” channels - preamp: 11x VAC, shaper: 1x VAC
- 6 test channels - preamp: 1,3,5,7,9,11x VAC, shaper: 1x VAC



Injection Circuit 1/2




1) **Internal voltage step injection** (pos. and neg. charge)

- Voltage step generator is triggered by external C-MOS signal
- Low and high range mode:
 - Up to 1.2MIPs with higher granularity
 - Up to 12 MIPs with lower granularity
- Short pulses ($\sim 3\text{ns}$)

2) **External voltage step injection** (pos. and neg. charge)

- Same range like internal voltage step injection
- Pulse-length depends on rise-time of external voltage step

Injection Circuit 2/2




3) Internal current pulse injection (pos. charge only)

- Current source is switched between input reference voltage and amp. input node
- External differential control signal required
- Pulse length depends on switching speed
- No upper limit for magnitude of injected charge

Features

- Monitoring pad for calibration, measurements or even direct injection
- Every part can be enabled/disabled by internal control register (not sketched here)


Discriminator



- Discriminator with CML buffer and LVDS output for low crosstalk
- Local DAC in each channel for threshold trim
- Global DAC for global threshold trim


Layout Channel

Injection + Register




Buses (M5+M6 not visible here)

FB-devices:
NMOS, resistors, capacitors



12x Voltage Amplifier Cell
(11x preamp + 1x shaper)

Discriminator, buses,
LVDS output buffer



- **Different detector capacitors** are distributed over channels
 - The det. caps. are on the die (place-consuming) for exact measurements
 - Values of 0..20pF and 40pF are directly connected to different channel inputs
 - Some channel inputs are connected to input pads instead -> to connect external devices (capacitors, diodes, detectors, ...)
- **Monitoring**
 - All bias voltages are routed to pads -> decoupling and monitoring
 - Monitor buses for preamplifier and shaper inputs/outputs
 - The outputs of all injection methods can be monitored
- Additional circuits for measurement of detector and injection capacitors (based on charge pump)
- Chip needs only 2 external non-power bias voltages