



SPADIC: CBM TRD Readout ASIC




Tim Armbruster
tim.armbruster@ziti.uni-heidelberg.de
HIC for FAIR, Darmstadt
February 2011

Visit <http://spadic.uni-hd.de>

1. Introduction

Introduction to SPADIC

SPADIC: Self-triggered Pulse Amplification and Digitization as IC




Abstract Data Flow Concept

Charge Pulse Amplification and Shaping →
Continuous Digitization →
Continuous Filtering →
Digital Hit Detection →
Package building
(pulse snap-shots plus meta-data) →
Fast serial output interface

SPADIC applications


- **TRD**
- Maybe RICH
- MUCH ???
- ...



Planned SPADIC Architecture and Building Blocks

- 32 channels ASIC in UMC 180 nm
- Basic channel structure
 - Input protection
 - Preamplifier / Shaper (~ 90 ns shaping time, positive pulses)
 - ADC (~ 8 Bit)
 - IIR Filter (ion-tail cancellation, baseline correction, ...)
 - Digital trigger logic (self-triggered scheme)
 - Package builder (payload, time-stamp, channel #, ...)
- Global parts after the channels
 - Inter-channel network (token ring)
 - DAQ compatible protocol encoder (computer architecture group, HD)
 - Serializer, driver (two 500 Mbit/s links per chip)


(New parts / Already realized parts)




(Possible) Additional Features

- Preamplifier/Shaper
 - Switchable tradeoff between preamplifier noise and power consumption
 - Input mode for large negative input pulses (up to 10^6 electrons, RICH)
 - Switchable gain (2-4 steps)
 - Switchable shaping time (2-4 steps)
- Digital
 - Different hit detection modes (e.g. single-/dual-threshold)
 - **Neighbor readout** (channels will be able to trigger the readout of neighbor channels)
 - Pulse data selection mask (select only certain values of a digitized pulse)

Planned SPADIC 1.0 Floorplan





- $3 \times 4(?) \text{ mm}^2$ estimated die size
- 32 channels, $80\mu\text{m}$ pitch
- Digital parts will probably dominate




2. Project Status

Block Diagram of Latest SPADIC v0.3




Front-End Amplifier: Preamplifier/Shaper Circuit




$$H(s) \approx \frac{A_{DC}}{(1+sR_sC_s)^2}$$

- O'Connor FB
- 2nd order shaper
- Shaping time: 82 ns
- Unified amplifier cell
- N-MOS input
- ≈ 3.6 mW/channel




Algorithmic ADC Design

- 8 (scaled) pipeline stages, therefore 9 Bit design, **7.5 Bits effective** so far
- Algorithmic working principle ("1.5 redundant Bits" / conversion step)
- **25 MSamples/s, layout only 130x120 μm^2 , power consumption 4.5 mW**
- Core unit: Novel current storage cell:




Latest SPADIC: Layout




Bias circuitry (12 current DACs)
26 preamp/shaper channels
Detector capacitors (5pF per block)
8 pipelined ADCs



ADC control + bias
5.2 kBit shift register matrix
Control + readout/decoder logic blocks
Test circuits




Test-Setup: SPADIC plugged on Susibo





Setup in Lab





Hitclient Screenshot



CERN Testbeam 2010: Münster's TRD-SPADIC Setup



CERN Testbeam 2010




CERN Testbeam 2010: Go4 Spadic online event

**CERN Testbeam
Nov. 2010**



Go4 TRD (Münster)
online event
(screenshot)

2 TRD chambers,
each with
2 Spadic setups
(2 x 8 channels)


Data is being
Analyzed



New Setup: Improved PCB Layout, under construction



Next Steps: Fabrication, Bonding and Assembly



3. Summary

Summary

- **Status of Latest Prototype (SPADIC v0.3)**

- 8 complete channels (plus 18 test channels)
- Positive input charges, about 0..40fC input range
- 2nd order shaping, 90 ns shaping time
- Noise: 800e @ 30 pF capacitive input load
- ADC with 7.5 Bit effective (INL) @ 25 Msamples/s
- Power per Channel/ADC: 3.8/4.5 mW
- Size: 1.5 x 3.2 mm²

- **Status of Latest Setup**

- 8 complete setups have been available @ CERN Testbeam Nov. 2010
- New PCB with low noise layout and reduced ground loops has just been designed and is now being fabricated
- Ongoing software development (config. + monitoring tools)

- **First full-blown SPADIC (v1.0)**

- Design phase has just been started
- Planned Submission: summer/fall 2011
- First measurement results end of 2011 at the earliest

