



# SPADIC for RICH



Tim Armbruster

tim.armbruster@ziti.uni-heidelberg.de

17th CBM CM, Dresden


April 2011

Visit <http://www.spadic.uni-hd.de>

# 1. Planned SPADIC Architecture

# Introduction to SPADIC 1.0

## SPADIC: Self-triggered Pulse Amplification and Digitization as IC




### Abstract Data Flow Concept

Charge Pulse Amplification and Shaping →  
Continuous Digitization →  
Continuous Filtering →  
Digital Bit Detection →  
Package Building →  
DAQ Protocol Encoding →  
Fast Serial Output Interface

*see next slides*



### Possible SPADIC user

- **TRD**
- Maybe RICH
- MUCH ???
- ...





# The processing chain of SPADIC 1.0 – Step 1

## Step 1: Amplification + Shaping





# The processing chain of SPADIC 1.0 – Step 2

## Step 2: Digitization





# The processing chain of SPADIC 1.0 – Step 3

## Step 3: Data processing + Data Gathering





# The processing chain of SPADIC 1.0 – Step 4

## Step 4: Inter-Channel Network and Output Protocol




## 2. Latest SPADIC (version 0.3)

# Block Diagram of Latest SPADIC v0.3




# Latest SPADIC: Layout





Bias circuitry (12 current DACs)  
26 preamp/shaper channels  
Detector capacitors (5pF per block)  
8 pipelined ADCs



ADC control + bias  
5.2 kBit shift register matrix  
Control + readout/decoder logic blocks  
Test circuits




# Test-Setup: SPADIC plugged on Susibo




# CERN Testbeam 2010: Münster's TRD-SPADIC Setup




# CERN Testbeam 2010



- 8 SPADIC readout setups were ready just in time
- 6 SPADIC setups were run in parallel




# SPADIC Configuration, Control and Monitor Software





### 3. Status of Development

# Positive Front-End Amplifier




# Negative Front-End (low gain)



# SPADIC 1.0 FE Pad Plan

51 pads (95 $\mu\text{m}$  pitch), 120 $\mu\text{m}$  channel pitch

→ 32+1 channels, 9 x vdda/gnnda/AmpLow (ADC), 8 x vddc/gndc (CSA), 1 x bulk (gnnda)




# Status of Digital Development

There is a lot of activity  
on the digital parts, but:

Details probably here not relevant.

See FEE/DAQ talk  
or  
visit <http://spadic.uni-hd.de>



### 3. Summary

## Status of SPADIC 1.0 Development

- Analog part
  - Conceptually finished
  - Dedicated RICH front-end (negative charges, 2 pF dynamic range)
  - Switchable gain in discussion (high-gain option for negative front-end)
- Digital part
  - A lot of data processing (most parts relevant for TRD only)
  - Sophisticated output protocol, 1Gbp/s max. data rate
  - Optional: Feature extraction

## Next Steps

- Finish analog part (smaller adjustments, layout, ...)
- Build peripheral parts (DACs, bias-diodes, IO-cells, LVDS-cells, ...)
- Simulate, validate and synthesize digital parts

=> Still a lot of work that has to be done – focus goes now to digital parts

