SPADIC – Self-triggered charge pulse processing ASIC

Tim Armbruster, Peter Fischer, Michael Krieger, Ivan Peric

ZITI, Universität Heidelberg michael.krieger©ziti.uni-heidelberg.de

TWEPP 2013, Perugia 26.09.2013

Overview

Introduction

- <u>Self-triggered Pulse Amplification and Digitization ASIC</u>
- a main application: TRD readout at CBM (FAIR/GSI)
- development since 2006, latest version 1.0 available since 2012



Overview

Concept



Building blocks

Charge sensitive amplifier



- input range: 75 fC
- $h(t) \propto t \cdot e^{-t/\tau}$
- shaping time: $\tau = 80 \text{ ns}$

two amplifiers per channel selectable:

- positive polarity (4 mW)
- negative polarity (10 mW, not optimized)

layout & schematics: modular, scalable

CSA characterization

- simulation + previous testchips: ENC = 800 e⁻ @ 30 pF (300 e⁻ @ 0 pF)
- measurements with latest setup ongoing
- tuning of bias settings → local noise minimum found
- "900 ± 900" e⁻ → careful calibration of measurement procedure needed to give exact numbers



ADC



- current mode pipelined design
- 25 MHz sample rate, continuously running
- 9 bit nominal output (2's complement)
- resolution ≈ 8 bits
- 4.8 mW, 400 × 300 μ m²

ADC measurements

INL + noise: static measurements at 20 MHz sampling rate (preliminary bias settings)



Building blocks

Digital signal processing



Digital signal processing

purpose: "ion tail" cancellation

shorten pulses \rightarrow reduce pileup/help hit logic



Hit logic

Hit logic



Hit logic

Selection mask examples



→ allows tradeoff between quality of signal reconstruction and data volume

(b) A (B) (b)

Multi hits

What happens when a channel is triggered again, before the current message is completed?



first message is gracefully aborted

selection mask is restarted (in this example, all samples are selected ...) Global logic

Message output multiplexing



Error handling

What happens when a channel output buffer is full? Test case:

input signal: square wave, period = 30 time bins (>600 kHz hit rate) reconstructed output signal: no problem with only one channel active



force buffer overflow with neighbor trigger \rightarrow MUX can't read fast enough



 \rightarrow Similarly for ordering FIFO, incl. handling of flipped bits (SEU).

A B > A B

CBMnet interface



- error checking, retransmission
- deterministic latency messages (DLM)
- maps data + control traffic to serial LVDS links
- 500 Mbit/s (DDR),
 8b/10b encoded (1 input,
 2 outputs)

(b) A (B) (b)

Current status & lookout

- complete test environment (firmware, software) built up during past months
- all parts/features of the ASIC in operation
- no major bugs discovered that can't be worked around
- characterization of the analog part (CSA, ADC) ongoing
- soon: preparation of multi-chip modules for further beamtests next year

Layout view



- UMC 180 nm
- overall size: 5 × 5 mm²
- digital part:
 - **3.5** × 4.5 mm^2
 - home-made standard cell library
 - 2.5 million transistors, 23k FF, 81k gates
 - 44 Faraday SRAMs
 - total wire length: 14.4 m
 - Power (200 MHz): 600 mW

< ∃ >

Test setup



Summary

SPADIC - complete system for charge pulse readout

- 32 channels
- self-triggered recording of whole pulse shapes @ 25 MHz
- programmable selection mask
- neighbor trigger, global trigger
- flexible digital signal processing
- handling of unusual/error conditions (multi hits, buffer overflow, ...)
- CBMnet interface: reliable data transmission and synchronization features using 4 LVDS pairs

A (10) × A (10) × A (10)

SPADIC

Self triggered Pulse Amplification and Digitization asIC

http://spadic.uni-hd.de