


SPADIC – Status and plans

Michael Krieger



TRD Strategy Meeting

29.11.2013

Reminder: SPADIC 1.0 architecture



Charge sensitive amplifier



two amplifiers per channel selectable:

- input range: 75 fC
- $h(t) \propto t \cdot e^{-t/\tau}$
- shaping time: $\tau = 80 \text{ ns}$

- positive polarity (4–5 mW)
- negative polarity (10 mW, not optimized)

layout & schematics: modular, scalable

CSA characterization

- simulation + previous testchips:



ENC = 800 e⁻ @ 30 pF
(300 e⁻ @ 0 pF)

- tuning of bias settings → local noise minimum





- $ENC = \frac{q}{S/N(q)} = q \cdot \frac{\sigma}{h(q)}$

- $q \stackrel{?}{=} 1.8 \text{ V} \cdot 15(?) \text{ fF}$


- $S/N \leq 180$ (CSA + ADC)



CSA pulse shapes




CSA “jump”



- increase $R_{FB} \rightarrow$ CSA jumps away from op. point
- recover: turn amplifier off/on
- luckily away from good settings


ADC




- current mode pipelined design
- 25 MHz sample rate, continuously running
- 9 bit nominal output (2's complement)
- resolution ≈ 8 bits
- 4.8 mW, rad-hard layout, $400 \times 300 \mu\text{m}^2$

ADC measurements


INL + noise: taken at 20 MHz sample rate, preliminary bias settings



Digital signal processing




- IIR filter with 4 first order stages
- 16 bit internal resolution
- 6 bit coefficients
- freely programmable $(-\frac{32}{32}, \dots, +\frac{31}{32})$




Digital signal processing

purpose: “ion tail” cancellation


shorten pulses → reduce pileup/help hit logic



Hit logic



Selection mask examples




message data (hex)

```

801F
9082
AEEF
5AFF
3FDF
73E1
2840
007E
0F77
47E2
B350
  
```

13 samples contained



```


801F
9E4D
AF0F
52FF
3FCA
404F
4200
B1D0
  
```

7 samples contained

→ allows tradeoff between quality of signal reconstruction and data volume

Message size (selection mask)

- $n_{\text{words}} = 3 + \left\lceil \frac{9 \cdot n_{\text{samples}} + 3}{15} \right\rceil$, $1 \leq n_{\text{samples}} \leq 32$
- $n_{\text{samples}} = 0$ also works!
- offset: 3 words (channel/group ID, timestamp, hit type, stop type)




Multi hits

What happens when a channel is triggered again, before the current message is completed?

first message would end here

new trigger



first message is gracefully aborted

selection mask is restarted
(in this example, all bits are selected...)

timestamp: 3031

+24

timestamp: 3055

data (24 values): -30, ..., -35

data (32 values): -31, ..., -32


hit type: self triggered

hit type: self triggered

stop type: multi hit

stop type: normal end of message

Message output multiplexing




Error handling


What happens when a channel output buffer is full? Test case:

input signal: square wave, period = 30 time bins (>600 kHz hit rate)

reconstructed output signal: no problem with only one channel active




force buffer overflow with neighbor trigger → MUX can't read fast enough




→ Similarly for ordering FIFO, incl. handling of flipped bits (SEU).

CBMnet interface




- error checking, retransmission
- *deterministic latency messages (DLM)*
- maps data + control traffic to serial LVDS links
- 500 Mbit/s (DDR), 8b/10b encoded (1 input, 2 outputs)


Current test setup “rev. A”



Packaging: QFP176 (23 mm)




New PCB “rev. B3x”



- 3 packaged SPADICs on PCB
- distance: 114 mm (matching TRD layout)
- PCB size $\approx 15 \text{ cm} \times 40 \text{ cm}$

SPADIC wish list

- some obvious fixes (serializer glitch, CBMnet retransmission, comparator, ...)
- increased input range (75 fC $\rightarrow$ 200 fC)
- drop/reduce functionality (IIR filter, ...) $\rightarrow$ needs user experience and/or specification
- CBMnet “3.0” (W. Müller, DAQ Meeting Nov. 21) – should leave SPADIC logic untouched (or I didn’t fully understand) $\rightarrow$ needs proper specification!



SPADIC

Self triggered Pulse Amplification and Digitization asIC

<http://spadic.uni-hd.de>