

Parasitic Extraction

Florian Erdinger (P. Fischer)

Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg

VLSI Design - Parasitic Extraction & Simulation

© F. Erdinger, ZITI, Uni Heidelberg Page 1

Parasitic Extraction

- Parasitics are 'devices' which are not intended but intrinsic to any physical representation of a circuit
- For instance: interconnect traces have
 - Resistance
 - Capacitance to their surrounding
 - Inductivity
- **Parasitics** \rightarrow sound bothersome, and they are!
- The circuit schematic does (in first order) not include any physical layout information
 - 'Full custom' circuit design \rightarrow usually bare schematics first
 - Digital place and route tools might use estimates already in the placement phase
- Only after the layout exact parasitics can be extracted
- Simulation with annotated parasitics models the circuit behavior most accurately

Effects of Parasitics in Digital Circuits

RUPRECHT-KARLS-UNIVERSITÄT

HEIDELBERG





Technology Evolution:

- Decreasing interconnect feature size increases parasitics
 - d $\downarrow \rightarrow C_{side} \uparrow (C \sim 1/d)$
 - w $\downarrow \rightarrow C_{up,down} \downarrow$
 - Aspect ratios (h/w) $\uparrow \rightarrow$ trying to keep R const,
 - h $\uparrow \rightarrow \mathrm{C}_{\mathrm{side}} \uparrow \uparrow$
- Decreasing transistor feature size \rightarrow weaker drivers
- > Parasitics become more relevant (can even become dominant) as feature sizes shrink

Page 4



PARASITIC EXTRACTION TUTORIAL

- This tutorial shows how to:
 - Run different extraction types
 - Analyze the results
 - Simulate with extracted parasitics
- We will use the tool ASSURA QRC
- Required inputs are:
 - A schematic view
 - A layout view (a 'standalone' layout view cannot be extracted)

Page 6

- A clean LVS
- Open the layout to extract and run an LVS or open an existing LVS result (Assura → Open Run)

Extraction Setup

■ Now select: QRC → Run Assura – Quantus QRC...

Technology UMC_18_CM	os 🧧	RuleSet LVS	;	-	1A
D p2lvsSet		UseMultRule:	Sets 🗆 📃		
🗌 Setup Dir 🛛 /net/eda/U	MC/018mm_rf_4/F	RuleDecks/Assura	/LPE/		
Include Command File				View Edit	
Rule Command File Include				View Edit	
Tech Cmd File				View Edit	
🔲 Library Definitions File 🗍	home/vlsi18/wo:	rkdir_template/c	ds.lib	View Edit	
Output Extracted View	Lib test	Cell tExa	mpla View av	_extracted	
Enable College Cheek	Z				
Parasitic Res Component	presistor		Prop Id	r	
Parasitic Cap Component	pcapacitor		Prop Id	C	
Parasitic Ind Component	pinductor		Prop Id	1	
Parasitic M Component	pmind		Prop Id	k	
Inductance L1 Prop Id	ind1	Inducta	nce L2 Prop .	ind2	
Parasitic CCVS Component	ccvs Hga	ain Prop Id 🛛 hgain	Vref Prop I	d 🗸	
Parasitic VS Component	vsource		Prod Id	vr	
Call Procedure					
Substrate Extract		Substrate Profi	e	NONE	
Add LVS MOS Diffusion Res		Extract MOS D	iffusion Res		
8					10007
cup Tab Options Help:					

- We will use the default output type 'Extracted View'
- The 'Extracted View' can be analyzed with the GUI and is most illustrative for the tutorial
- Other output view types are possible, e.g.:
 - Netlist in spice / spectre format
 - SPEF Standard Parasitic Exchange Format (input for static timing analysis for digital designs)

The resulting parasitic components to use can be specified in this area. All defaults are fine.

Extraction Type

Extraction Type C Only	Name Space Layout Names	s 🔽
Max fracture length infinite microns	Temperature 25.0 C	Edit
Cap Coupling Mode Coupled	Ref Node gr.d.	>
Mult Factor 1.0 Extend Checking Distance	default Equation	R ⊻
Ladder Network		
Select User Region	Uiew	/ Edit
Net Selection Type Full Chip All Nets	FS Extraction Mode NONE	-
Layer Setup Customization 📋 🛛 Edit	Quantus FS mode	
	Field Solver High	
Resistance Mesh 📃 Edit Ad	aptive false Mesh Via	Layers
Select R Mesh User Region	Vie	WEdit
Non-Manhattan Resistance Accuracy defau	lt -	
From File		=
SalFromball		\subseteq
SelFromLay		
Change LithoBias Direction		
Change LithoBlas Direction	View	Edit
Change LithoBlas Direction	View	Edit
Change LithoBias Direction	View	Edit
Change LithoBias Direction	View	Edit
Cells: Specify a list of cells which app name, with optional view and lib names	year in the output hierarchy, re (cell, view, lib).	Edit
Change LithoBias Direction	Dear in the output hierarchy, ro (cell, view, lib).	Edit

- The 'Extraction Type' defines which components to extract and determines the complexity of the result
- We will use:
 - C only or
 - RC
- The 'Cap Coupling Mode' specifies the 'backside' of the extracted capacitors
 - Decoupled: all capacitors couple against ONE specified 'Ref Node' which MUST be specified and be present in the cell.
 → Less accuracy but also less complexity, no cross coupling can be simulated
 - Coupled: all capacitors are extracted as they are → Higher complexity and cross coupling can be simulated

Extraction Type

						21-
Technology UMC_18_CM	ios 🧧	Rule	Set LVS			lĉ
p2lvsSet NONE		Use№	/lultRuleSets)	
Setup Dir /net/eda/U	MC/018mm_rf_4/R	uleDecks,	Assura/LP	E/)	
Include Command File					View Edit	
Rule Command File Include	e [View Edit	
Tech Cmd File					View Edit	
Library Definitions File	/home/vlsi18/wor	kdir_tem	plate/cds.	lib 🧰	View Edit	
Parasitic Res Component	presistor			Prop Id	r	
Enable CellView Check	Z					
Parasitic Res Component	presistor			Prop Id	r	
Parasitic Cap Component	pcapacitor		Prop Id	C		
Parasitic Ind Component	pinductor			Prop Id	1	
Parasitic M Component	pmind			Prop Id	k	
Inductance L1 Prop Id	ind1		Inductance	L2 Prop Id	ind2	
Parasitic CCVS Component	ccvs Hga	in Prop Id	hgain	Vref Prop Ic	vref	
	vsource			Prod Id	vr	
Parasitic VS Component						
Parasitic VS Component Call Procedure						
Parasitic VS Component Call Procedure Substrate Extract		Substr	ate Profile	l.	NOTAL D	
Parasitic VS Component Call Procedure Substrate Extract Add LVS MOS Diffusion Res		Substr Extrac	ate Profile t MOS Diffus	ion Res		
Parasitic VS Component Call Procedure Substrate Extract Add LVS MOS Diffusion Res		Substr Extrac	ate Profile t MOS Diffus	ion Res		
Parasitic VS Component Call Procedure Substrate Extract Add LVS MOS Diffusion Res		Substr Extrac	ate Profile t MOS Diffus	ion Res		

- To remember the extraction type I like to add it to the view name: (in the 'Setup' tab), e.g.
 - av_extracted_C (for decoupled C only)
 - av_extracted_CC (for coupled C only)
 - av_extracted_RCC (for coupled RCC)



Dangling R		MinR 0.001 MinC 0.01 1F 0.1 %
Merge ParalleIR		Decoupled To Substrate
Reduce Parasitics		Filter Size 2.0
Reduction Control		Split Wide MOS Options Options
Exclude Self Capacitance		M Factor R
Exclude Floating Nets		M Factor Keep R 🔲 🛛 M Factor W 🔲
Exclude Float Limit	2000	Merge Via for all layer Size auto um Size Edit
Max Fracture Via Count	auto	Count 1 Count Edit
		Array Vias Spacing auto Microns
M Factor Exclude File Enter Exclude Reduce Parasite From File	ics Nets:	
vund Nets: Specify Ground N • exclusion from parasitic	ets that are resistance e	not defined as global by LWS extraction

- In the 'Filtering' tab the 'chopping' of the parasitic elements can be controlled
 - Minimum resistor values

•

- Minimum capacitor values
- Can be used to reduce complexity or increase accuracy of the extraction
- The default values are fine for us

Now we can start the extraction!

The Extracted View

- Open the extracted view (default: av_extracted) with the library manager
- It looks like a layout but contains devices and parasitic elements



Enable the 'Net' Layers (UMC specific)



Examining the Parasitics

 To enable the 'Parasitics' option in the menu bar do: Menu bar → Launch → Parasitics



VLSI Design - Parasitic Extraction & Simulation

Reporting Parasitics

- First select Parasitics → Setup
- This enables the 'Report Parasitics' options



Example Net Report

- Select: Parasitics \rightarrow Report Parasitics \rightarrow Net
- Select some net in the extracted view
- A detailed net report is shown

× 🔾 🛞		Paras	itics for net /int_in_n	$\sim \sim \sim$	
Display: 🗾	R 👱 decoupled	C 👿 coupled C 👿 I	L 🗹 K		
Instance	∧ Type Val	lue From		To	
/rh5	R	12	/int_in_n	78:int in n	10 10
/rq3	R	573.4m	/int_in_n	/3:int_in_n	If resistances
/rf2	R	32.04	/int_in_n	/10:int_in_n	ware extracted
/c128	С	1.493a	/int_in_n	/gnd	were extracted
/c116	С	6.434f	/int_in_n	/5:int_in_n_n	the note now
/c115	С	1.295f	/int_in_n	/8:vdd	the nets now
/c114	С	3.062a	/int_in_n	/2:in	have numbered
/c113	С	1.503f	/int_in_n	/3:gnd	nave numbered
/c112	С	32.46a	/int_in_n	/15:vdd	sogmonts
/c111	С	22.54a	/int_in_n	75:vdd	seyments
/c110	С	11.32a	/int_in_n	/1:in	
/c109	С	94.28a	/int_in_n	/6:int_in_n_n	
/c108	С	32.48a	/int_in_n	/14:gnd	
/c107	С	44.29a	/int_in_n	/int_in_n_n	
Totals:	R = NA	sum L = 0	sum K = 0		
	sum C = 9.4	474f (7.937f coupled +	1.537f decoupled)	Parasitic instances: 14	
				Close Save Help	

 Select some entry to highlight the parasitic element in the extracted view

Simulating an Extracted View

- Set up a simulation schematic
 - Instantiate the symbol of the cell which you have extracted
 - Add power sources, signal sources, etc.
- Launch \rightarrow ADE
 - Go to Session \rightarrow Environment
 - In the Switch View List add the view name of your extracted view (default: 'av_extracted') somewhere BEFORE 'schematic'
 → the netlister now prefers 'av_extracted' over 'schematic'

X 🔾 🛞	Environment Options	$\odot \odot \odot $
Switch View List	spectle av_extracted imos_sch c	mos.sch schematic veril
Stop View List	spectre	7
<[UIU .	
	OK Cancel	Defaults Apply Help

Setup a transient simulation as usual and simulate

Viewing the Simulation Results

- Select results as usual
 - ADE Menu Bar \rightarrow Outputs \rightarrow Select From Schematic
 - You can descend into the av_extracted view and select nets
- Use the 'Results Browser'
 - ADE Menu Bar \rightarrow Tools \rightarrow Results Browser
 - Browse through the 'tran' folder



EXERCISE: PARASITIC SIMULATION

RUPRECHT-KARLS-UNIVERSITÄT

HEIDELBERG

Step 1: Create the following (or similar) schematic



- Step 2: Draw the according layout
 - Draw the in_n and in_n_n nodes in parallel @ minimum pitch and width for at least 100µm
 - Make the layout LVS clean
 - DRC does not matter for now...

Exercise: Signal Delay & Integrity

- Step 3: Extract the layout
 - Run all three extraction types and save them to separate views
 - C only decoupled \rightarrow av_extracted_C
 - C only coupled \rightarrow av_extracted_CC
 - RC coupled \rightarrow ac_extracted_RC
- Step 4: Analyze the extracted view
 - How big is the total coupling capacitance between your in_n and in_n_n node?
- Step 4: Simulate the schematic and all 3e extracted views
 - HINT: You can copy the results after the simulation
 - cd /tmp/ADE-sim-vlsiXX/
 - cp –r psf someNewName
 - You can then reopen them in the 'Results Browser'
 - Can you see any cross coupling in the waveforms?
 - What is the difference in the propagation delays between the plain schematic and your layout?

Advanced: Using a Config View

- In larger designs, you may only want to include parasitics to some cells. This can be controlled with a 'config' view
- Create a new cell view of type 'config view'.
 - File -> new -> cell view
 - View is 'schematic'
 - The tool associated is the 'Hierarchy editor'
 - Use Spectre as simulator
- In the Tree/Table view panel you can select which view is used for simulation for each cell
- To simulate, you must open ADC from the config view
- Alternatively, when doing a simulation on the schematic, switch to config in Design->...