



# **Layout Introduction**

# Technology, Basic Rules, MOS

Prof. Dr. Peter Fischer

VLSI Design: Layout Introduction


P. Fischer, TI, Uni Mannheim, Seite 1

## Layers in Cadence

RUPRECHT-KARLS-UNIVERSITÄT

HEIDELBERG

- Layers (as shown in the LSW) can have several purposes:
  - Define real shapes (metal)
  - Define cut-outs (slots)
  - Define implantation regions (well, drain,..)
  - Change the meaning of another layer (e.g. change the thickness of a gate)
  - Define additional layout information
    - size of the cell ('instance')
    - areas where a LOGO can be placed
    - Fix where the terminal of a resistor is
- Often, the combination of several layers defines what happens:
  - metal on chip = ME1.drawing ME1\_CAD.slot
  - P-Implant = DIFF.drawing + pplus.drawing




- . . .

•

#### RUPRECHT-KARLS-UNIVERSITÄT HEIDELBERG

## The Simplest Layers: Routing Layers


- The technology we are using has 7 routing layers:
  - 1 poly silicon layer at the lowest level (PO1)
  - 6 metal layers (ME1..ME6), ME6 is topmost
- The metal routing layers are connected with vias
  - VI1...VI5: VI1 connects M1 to M2 etc.
- Poly routing OR substrate is connects to M1 with CONT



#### ruprecht-karls. UNIVERSITÄT HEIDELBERG


# Reminder: NMOS / PMOS (p-bulk Technology)


- PMOS sits in a (low doped) n-Well
- The NWELL o a PMOS is connected with a N+ 'Well' contact
- The substrate of a NMOS is a P+ contact in the 'bulk'
  - This is the same for all NMOS
- (The technology also provides a NMOS with a separate WELL, see later)



## Implantations

- *NWELL* is a separate layer
- All 'strong' implantations (no wells) are defined by DIFF
- The implantation TYPE is defined by additional layers pplus or nplus enclosing DIFF:











The gate is produced in 'self aligned' technology (see later) and is actually drawn on top of *diff*:






P. Fischer, ZITI, Uni Heidelberg, Seite 6

## Vias and Contact Cells

- Because vias, contacts and p+, n+, nwell contacts are often needed, they are available as prepared cells
  - Press 'o' in the layout editor



ruprecht-karls-UNIVERSITÄT HEIDELBERG



# **DESIGN RULES**

- You can draw any shape, but often you will violate rules set up by the vendor
- You can check your layout with a tool called

Design Rule Check (DRC)

 It checks your design based on a set of rules provided by the vendor (written down in a file using a special syntax)

#### ruprecht-karls-UNIVERSITÄT HEIDELBERG

# Starting the DRC

- Select from the top menu Assura  $\rightarrow$  Run DRC...
  - Make sure Rule Set DRC is selected
  - Make sure you have set a *run name* (otherwise you get a strange error)
  - OK closes the window, APPLY keeps it

Virtuoso⊚ Layout Suite L Editing: vlsi	_lib inverter layout							
y <u>O</u> ptions <u>T</u> ools <u>W</u> indow	Assura QRC Opti <u>m</u> ize	<u>H</u> elp						
① ⊨ │ ⊗ » ∥ Q P │ » ∥ (P)Select:0	Open <u>R</u> un Open <u>C</u> ell <u>T</u> echnology Rule Sets <u>Setup</u> Run <u>D</u> RC Run <u>altPSM</u> Run <u>LVS</u> Run <u>E</u> RC Open <u>E</u> LW Open <u>V</u> LW	>> Worl X:-0.55	Save Extracted View Area To Be Checked Run Name test	ocal Technolog Ma	n Directory /tmp/2	View layout	ner	
			Enable limitDrcCheck			T duulit		
		N	OK	ancel Apply	Defaults Loa	d State Save S	State View RSF	Help


# General Rules

### Angles:

• Usually only *multiples of 45 degree* are allowed

## • Grid:

- All corner points must lie on a minimal grid (at least when the chip will be produced). For us: 0.01 (µm)
- Otherwise an 'off grid error' is produced
- Attention: If a *path* of width *d* is drawn in 45°, the corners can be off grid (on  $\sqrt{2} \times b/2$ ) (depending on 'flatten' algorithm). Better draw polygons!




• Circles can be drawn, but are converted later to Polygons with on-grid points, causing trouble

# Rules in One Layer


RUPRECHT-KARLS-UNIVERSITÄT

HEIDELBERG

- Caused by manufacturing limits (lithography, etching,..)
- Rules: Spacing, Width, Notch (='Kerbe') between same net
  - Finest structure is Poly-silicon for gates




- Some structures have '=' rules, i.e. must have *exactly* a fixed size. Prominent example: contacts and vias
- Larger vias must therefore be created by repetition ('mosaic'):



ruprecht-karls-UNIVERSITÄT HEIDELBERG

## Rules Between Layers

Caused by alignment precision of different masks



### Enclosure / Overlap

• *NWELL* enclosure of *nplus* and *nplus* enclusore of *DIFF* 



